Senior ASIC Timing Architect for Full-Chip SoC

 …collaborating with cross-functional teams to ensure timing correctness.
The ideal candidate will possess a Bachelor’s degree in Electrical or Computer Engineering and extensive experience in ASIC design. A competitive salary range between $165,000 and $241,400 is offered,…  [Read More...]

Source ⇲